Cadence Central

The Ohio State University
Department of Electrical & Computer Engineering
Cadence® University Program Member

The Cadence® toolset is a complete Integrated Circuit (IC) Electronic Design Automation (EDA) system used to devlop commercial analog, digital, mixed-signal and RF ICs and circuit boards.  The toolset is utilized in in the Department of Electrical and Computer Engineering at The Ohio State University throughout the analog/mixed signal courses and is employed to create state-of-the art circuits in research labs.

Courses employing Cadence® Tools

Research Laboratories using Cadence®

File 6459 File 6465 File 6501
Analog VSL Laboratory
Circuit Laboratory for Advanced Circuits and Systems
Information Electronics Research Group













Cadence Introduction

Cadence is not a monolithic tool, but rather a set of design entry, simulation, extraction, layout, and verification tools that operate on a common database format (CDB) library. Cadence maintained its own propietary format for this database through version IC5.1.4 of the tools. Newer versions of the design entry tools (IC6.x) utilize an open database format called Open Access. 

The Cadence tools installed on the ECE machines at The Ohio State University are the same as those at most professional mixed-signal microelectronics company in the United States. These tools are used for transitor-level analog design, spice level simulation (using spectre), transistor-level layout, as well as parasitic extraction (resistive and capacitive) on a post-layout design. This design flow encompases the major portion of any IC design effort. The tools are also capable of implementing a multi-million gate digital design flow, including simulation, synthesis, and physically-knowledgable place and route. Finally, the tools integrate with other EM solvers, simulators, and verification engines to provide design capability right up through multi-GHz RF.

For each silicon process node (ie. 0.5um, 0.18um, 90nm ...) the toolset is configured via a foundry provided design kit or process design kit (PDK). This kit contains schematic symbols, simulation models, programmable layout cells (PCELLs) and verification routines for design objects available in the process node. For example, a PDK would contain schematic symbols for transistors, capacitors, and resistors available in a given technology node. It would also contain simulation models for the transistors, capacitors, and resistors that are parameterized based on physical attributes such as length and width. Simulations of a design are run by placing the symbols onto a schematic, parameterizing them appropriate to the desired function and instantiating stimulus for the design. Some PDKs allow the parameters from design schematics to be propigated to the layout, automatically sizing design elements. Verification routines check for layout rule compliance (DRC) and extract design element sizes from a layout for validation that the layout matches the schematic (LVS).

Note that without a foundry-provided design kit, no designcan be done.  Hence, provided below are instructions on how to setup an OSU ECE account for using Cadence tools, then below that are instructions are how to setup an IBM design kit presently on the ECE system. 

Also, we strongly recommend using the directory structures/names presented in the Cadence setup instructions below.  Further, do not run Virtuoso in your root directory; the files that are created by one design kit can interfere with other ones.

The Cadence Disclaimer:

Information is provided 'as is' without warranty of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk. We recommend using it on a copy of your data to be sure you understand what it does under your conditions. Keep your master intact until you are satisfied with the use of this information within your environment.