

## ECE3020 Final Design Report Guidelines.

1. Perform a design report comparing a MOS inverting amplifier in Figure 1 to one where a BJT substitutes for the MOSFET. The  $V_{switch}$  substitution is optional. Note that for a BJT, there can be a DC convergence issue in the DC sweep if  $V_{in}$  is too high. Either restrict  $V_{in}$  or add a 1 ohm resistor between  $V_{in}$  and the base input. Compare and contrast gain and bandwidth. For the MOS case, this is known as a common source amplifier, while for the BJT, this is a common emitter amplifier.
2. Add an inductor in parallel with the load resistor any of the single transistor amp circuit and analyze the new AC frequency response. Run a parametric step on the resistor and describe the gain-bandwidth tradeoff. Compare gain in frequency response with a transient response with sinusoidal input around the resonance frequency. The parametric step responses in the transient enables you to describe the delay-bandwidth tradeoff.
3. Add negative feedback to any of the single transistor amp circuit. Compare DC, AC, and transient behavior (sinusoid input) with different amounts of feedback.

Note the common source behavior is useful for the MOS differential pair amplifier circuit in Figure 2, as shown on the last page.

The report should have the following sections:

Abstract – write this last, it's the main things the reader wants to know.

Short problem statement and its answers.

Introduction – Problem context, requirements, and set up.

Results and Discussion – All the technical details.

Conclusion – Review your main results.

The main section is Results and Discussion. This section contains your detailed technical content, such as simulation set ups, plots, tables, hand calculations, and your explanations of your technical content. For example, every plot or figure should have some sentences which direct the reader to the main point of the plot or figure.

Analysis tips.

To find  $g_m$  for MOS you use the same formulas as before,  $g_m = 2 \cdot I_b / V_{ov}$ . For a BJT, use  $g_m = I_b / 25\text{mV}$  (thermal voltage).

$I_b$  is the bias current, a designer usually chooses a desired  $I_b$ . For a BJT,  $I_b$  sets  $g_m$ . For MOS, more is needed:  $V_{ov} = V_{GS} - V_t$ , where  $V_{GS}$  is the dc value. ( $V_{ov}$  is the voltage over  $V_t$ , same as  $V_{effective}$ ). To find  $V_{ov}$ , one can set  $I_b = (1/2) \cdot k_p \cdot (W/L) \cdot (V_{ov})^2$  and solve for  $V_{ov}$ . However, a designer usually chooses  $V_{ov}$  to be small  $\sim 200\text{mV}$ . Thus, the designer actually calculates the needed  $W/L$  for the transistor. Note that  $W/L$  turns out on the order of 100, and you can set  $k_p$  in the nmos model (the TopSpice default is  $k_p = 20\mu\text{A}/\text{V}^2$ ).

The remaining notes (optional) are for the differential pair in Figure 2 (as in an op amp) analysis. The differential pair behaves very much like a common source amplifier. This is discussed in textbook (Section called: Small-Signal Operation of the MOS Differential Pair) if you want more detail.

From a more simple approach, the 3dB frequency is the same result we've seen in a common source amp (low pass filter), equal to  $1/RC$ .

For the AC gain at low frequencies, the gain is equal to  $g_m \cdot R/2$ . The  $1/2$  factor is because  $V_{in}$  is divided evenly in half by the two matched transistors in the differential pair. This is explained in ece5021.

As long as the DC voltage to both input transistors are the same, each transistor will have  $1/2$  of the total bias current, eg.  $40\mu\text{A} = 0.5 \cdot 80\mu\text{A}$ . This is the main advantage of this circuit, the DC input voltage can be adjusted and the bias is independent of  $V_t$ .

Finally, keep in mind this circuit is just the main part of an op amp. A better op amp is shown in figure 7.40 and 9.1 (in SedraSmith 5<sup>th</sup>. ed. Summary Slides), where the input transistors are pMOS instead of nMOS. pMOS inputs are often used, that's why we studied the pMOS common source amp. Figure 9.1 shows a second amplifier stage after the diff. Pair. The second stage can have a gain of about 20, so it's input doesn't need to vary by more than 0.25v (for 5v supply). That means the differential pair output doesn't need to vary by more than 0.25v, so it's not a problem that the outputs you see in the DC sweep have a limited useful range of 1-2volts at different  $V_b$  settings. It's more than enough.




Fig. 1. Common source inverting amplifier.




Figure 2. Differential pair amplifier