

Strain-Engineered Si/SiGe Resonant Interband Tunneling Diodes Grown on Si_{0.8}Ge_{0.2} Virtual Substrates With Strained Si Cladding Layers

Niu Jin, *Member, IEEE*, Ronghua Yu, Sung-Yong Chung, *Member, IEEE*,
Paul R. Berger, *Senior Member, IEEE*, and Phillip E. Thompson, *Senior Member, IEEE*

Abstract—Strain-engineered Si-based resonant interband tunneling diodes grown on commercially available Si_{0.8}Ge_{0.2} virtual substrates were developed that address issues of P dopant diffusion and electron confinement. Strain-induced band offsets were effectively utilized to improve tunnel diode performance versus the control device, particularly the peak-to-valley current ratio (PVCR). By growing tensilely strained Si layers cladding the P δ -doping plane, the quantum well formed by the P δ -doping plane is deepened, which concurrently increases the optimal annealing temperature from 800 °C to 835 °C and facilitates an increase in the PVCR up to 1.8 \times from 1.6 to 2.8 at room temperature, which is significantly better than previous results on strained substrates.

Index Terms—Negative differential resistance, resonant interband tunneling diodes (RITDs), semiconductor epitaxial layers, silicon alloys, silicon germanium, strained layers, tunnel diodes.

I. INTRODUCTION

SINCE Si-based resonant interband tunneling diodes (RITDs) grown by low-temperature molecular beam epitaxy (LT-MBE) were first demonstrated by Rommel *et al.* [1], numerous studies have been carried out to improve their dc/radio-frequency performance [2]–[7], as well as monolithic integration of RITDs with heterojunction bipolar transistors (HBTs) [8] and CMOS [9]. The RITD design and process of Rommel *et al.* combined several key points: 1) p and n δ -doped injectors to create defined quantum wells (QWs) and satisfy the degeneracy doping condition; 2) a composite *i*-layer inserted as a spacer layer between the δ -doped injectors to minimize

Manuscript received February 27, 2008; revised March 28, 2008. The work of N. Jin, R. Yu, S.-Y. Chung, and P. R. Berger was supported by the National Science Foundation under Grant DMR-0103248 and Grant ECS-0323657. The work of P. E. Thompson was supported by the Office of Naval Research. The review of this letter was arranged by Editor M. Ostling.

N. Jin was with the Department of Electrical and Computer Engineering, Ohio State University, Columbus, OH 43210 USA. He is now with National Semiconductor, Santa Clara, CA 95051 USA.

R. Yu is with the Department of Physics, Ohio State University, Columbus, OH 43210 USA.

S.-Y. Chung was with the Department of Electrical and Computer Engineering, Ohio State University, Columbus, OH 43210 USA. He is now with Spansion, Inc., Sunnyvale, CA 94088 USA.

P. R. Berger is with the Department of Electrical and Computer Engineering and the Department of Physics, Ohio State University, Columbus, OH 43210 USA (e-mail: pberger@ieee.org).

P. E. Thompson is with the Naval Research Laboratory, Washington, DC 20375 USA.

Digital Object Identifier 10.1109/LED.2008.923208

dopant interdiffusion that leads to widening of the spacer and a larger tunneling distance; 3) LT-MBE to suppress segregation and diffusion; and 4) a short postgrowth rapid thermal anneal heat treatment to reduce point defects created during the LT-MBE process [10], [11] that lead to an elevated excess current via defect-related tunneling.

Recently, an interband tunnel diode (ITD) grown on a virtual Si_{0.7}Ge_{0.3} substrate for the first time has been reported by Stöffel *et al.*, but it did not include some enhancements permitted, exploiting the opportunities created with a virtual substrate system [12]. The design of Stöffel *et al.* explored the potential ITD compatibility and integration with pseudomorphic modulation-doped field-effect transistors (MODFETs). Their report indicated a room-temperature peak-to-valley current ratio (PVCR) of 1.36, but did not comment on the advantages of modifying the Ge content.

One advantage offered by SiGe virtual substrates is that a higher overall Ge content can be inserted in the spacer region to increase the tunneling probability, hence raising the resistive cutoff frequency, without exceeding the critical thickness [6]. This is partially promoted by barrier lowering and greater momentum mixing induced with the added Ge content due to the decreasing energy difference between the L and Γ valleys with the increasing Ge content. Thus, enabling band-to-band tunneling is enabled sometimes without participation of a phonon. Furthermore, as the Ge content increases, the light-hole effective mass, which is involved in the interband tunneling, is greatly reduced with the increasing Ge content, which also improves the tunneling probability.

However, a second advantage created by SiGe virtual substrates is that the band offsets change in the Si/SiGe system, as reported in [13] and [14]. This property leads to tremendous flexibility in the Si-based device design and has given rise to a number of novel devices, such as MODFETs [15], [16] and resonant tunneling diodes [17]. In this letter, we report on strain-engineered Si-based RITDs grown on commercially available virtual Si_{0.8}Ge_{0.2} substrates to improve the P δ -doping region of the RITD device. Previous reports of Si-based RITD improvements on Si substrates have primarily addressed the B-doped side [4]. In this letter, thin tensilely strained Si layers were inserted cladding the P δ -doping spike to modify the corresponding band diagram and act as a P diffusion inhibitor. The electrical results show the great flexibility gained in strain engineering the RITD band structure, as well as the promise of

performance improvement of Si-based RITDs on SiGe virtual substrates.

II. EXPERIMENTAL

Commercial p-type $\text{Si}_{0.8}\text{Ge}_{0.2}$ virtual substrates were used here that used epitaxially deposited SiGe on a Si substrate (boron doped, $0.01\text{--}0.015 \Omega \cdot \text{cm}$) by the chemical vapor deposition technique. The SiGe relaxation is greater than 98%. The total threading dislocation is specified to be less than $2 \times 10^6 \text{ cm}^{-2}$. The relaxed SiGe structure, as received, was capped with a thin 17.5-nm-thick Si cap layer to facilitate subsequent Si processing. The surface was characterized using atomic force microscopy. Typical values of the root-mean-square roughness Z_{rms} were 1.2 and 2.7 nm, which were measured over 10- and 50- μm squares. Typical values of the maximum height variation Z_{max} were 6 and 12 nm, which were measured over 10- and 50- μm squares.

The RITD structures were grown on these p-type $\text{Si}_{0.8}\text{Ge}_{0.2}$ virtual substrates with a molecular beam epitaxial (MBE) growth system using elemental Si and Ge in electron beam sources. Prior to growth, the wafers were cleaned with organic solvents, followed with a 10-min piranha etch (9:2 $\text{H}_2\text{SO}_4/\text{H}_2\text{O}_2$) to remove any residual organic impurities, followed by a modified RCA clean with a dilute HF last final step. The epitaxial growth was initiated at 650 °C, which is a temperature sufficiently high for the removal of the surface hydrogen. The Si and Ge growth rates were independently determined by the mass increase on test samples, which, in turn, were used to calibrate the photosensitivity of a Temescal Sentinel III growth-rate controller. The total growth rate (Si and Ge combined) was maintained at 0.1 nm/s throughout the growth. The doping levels for both n^+ and p^+ layers are $5 \times 10^{19} \text{ cm}^{-3}$, whereas both the B and P δ -doping sheet carrier concentrations were maintained at $1 \times 10^{14} \text{ cm}^{-2}$. The doping concentrations were calibrated on test samples using secondary ion mass spectrometry and Hall electrical measurements. The δ -doping was performed by stopping the Si and Ge deposition and only depositing the dopant. The sheet concentration of the δ -doped layers, i.e., $1 \times 10^{14} \text{ cm}^{-2}$, corresponds to 16% of a monolayer. After the initiation of growth at 650 °C, the p^+ substrate contact layer was grown at 500 °C. The substrate temperature was further lowered to 320 °C during the deposition of the B δ -doped layer. This temperature was maintained throughout the remainder of the growth. Low-temperature epitaxial growth limits the adatom mobility; so the doped layers follow the surface contour of the virtual substrates. Further details of the growth process have been reported elsewhere [1], [2], [4], [7].

To study the effect of tensile strained Si layers, two epilayer structures were designed, which are more completely discussed in the next section. Prior to device fabrication, portions of the MBE-grown wafers were annealed using a forming gas ambient (N_2/H_2) in a Modular Process Technology Corporation RTP-600S furnace at various temperatures for 1 min. Ti/Au dots with various diameters were patterned on the surface of the wafers via standard contact lithography. A buffered oxide etch was used prior to metallization. Using the metal dots as




Fig. 1. Schematic of RITDs grown on $\text{Si}_{0.8}\text{Ge}_{0.2}$ substrates. (a) Structure A, the control RITD with an additional 20% Ge added to each layer. (b) Structure B, an RITD with P cladding layers using thin tensilely strained Si layers.

a self-aligned mask, HF/ HNO_3 wet etching was performed to isolate the diodes into mesas. Finally, a Ti/Au backside contact was evaporated on all of the samples.

III. RESULTS AND DISCUSSIONS

Fig. 1(a) presents the control structure (Structure A), which is similar to previous RITDs optimized on Si substrates for large PVCRs [4], except here the Ge concentration of each layer was raised by 20% to match the elevated Ge content in the virtual SiGe substrate, similar to the design of Stöffel *et al.* [12]. A larger Ge content in the spacer should reduce the tunneling barrier height, promote momentum mixing, and result in a higher PVCr, which are predicted advantages for using a SiGe substrate. Another advantage, which is investigated here through Structure B, is the inclusion of thin tensilely strained Si layers cladding the P δ -doping layer that effectively deepens the conduction band QW by creating band offsets in the conduction band. Fig. 1(b) shows the designed structure with the P δ -plane clad by two 2-nm Si layers. Fig. 2 shows the resulting band diagrams for both structures calculated using a 1-D Poisson–Schrödinger solver that self-consistently obtains a 1-D solution to the Poisson–Schrödinger equations with a finite-difference method and a nonuniform mesh size [18], [19]. Compared to the control sample, there exists a conduction band offset of 0.2 eV and a valence band offset of 0.05 eV in Structure B induced by the tensile strain in the Si layer.

Data were collected from devices of diameters 10, 18, 50, and 75 μm . No noticeable dependence of the current density and PVCr on the device size was observed. Fig. 3 shows the PVCr of each 18- μm -diameter structure annealed at various temperatures for 1 min. The highest PVCr obtained from the control RITD on $\text{Si}_{0.8}\text{Ge}_{0.2}$ is only 1.6, which is only slightly above the PVCr (1.36) of the previously reported ITD by Stöffel *et al.* grown on a virtual $\text{Si}_{0.7}\text{Ge}_{0.3}$ substrate and using a constant Ge% throughout the epilayers [12]. It is noteworthy that the PVCr obtained from the ITD grown on the virtual $\text{Si}_{0.7}\text{Ge}_{0.3}$ substrate by Stöffel *et al.* is also much lower than




Fig. 2. Calculated band diagrams of (a) Structure A and (b) Structure B using a 1-D Poisson–Schrödinger solver.




Fig. 3. Comparison of PVCR performance of RITDs with and without thin tensilely strained Si layers inserted cladding the P δ -doping spike.

their previous reports of ITDs directly grown on a Si substrate. Stöffel *et al.* attribute the discrepancy to the surface roughness of the virtual $\text{Si}_{0.7}\text{Ge}_{0.3}$ substrate [12] and may be systemic to the early-generation SiGe virtual substrates purchased for this letter too. However, it is clear that the insertion of Si cladding layers in Sample B substantially improves the PVCR to 2.8, which is a $1.8\times$ increase compared to the baseline control Sample A.




Fig. 4. Representative I - V characteristics from Structures A and B ($18\text{-}\mu\text{m}$ diameter) annealed at their optimal temperatures, indicating that Structure B has a higher peak current concurrently with a lower valley current than the baseline sample.

Another significant performance difference between Structures A and B is the shift in the optimal annealing temperature to a higher temperature with Sample B. It has already been shown that higher annealing temperatures are more effective in reducing the defect-related tunneling currents that contribute to the excess current and are a major constituent of the valley current, putting a limit on the device PVCR [10], [11]. However, too high of an anneal temperature can lead to dopant interdiffusion across the narrow junction [5], [11]. The higher optimal annealing temperature of the RITD with strained Si cladding the P layer suggests that this structure is more immune to dopant diffusion at high annealing temperatures and withstands a higher thermal budget.

According to Christensen *et al.* [20], [21], P diffusivity in compressively strained $\text{Si}_{1-x}\text{Ge}_x$ only slightly increases with x because of the offsetting chemical and strain effects. Therefore, only a slight reduction in the P diffusivity is expected in the tensile strained Si layer of Sample B. The large and significant increase in electrical performance between the two structures tested cannot be explained by the slightly retarded P diffusion alone. A more complete explanation of the improved PVCR is that the strain-induced band offset also deepens the P δ -plane QW, as shown in Fig. 2. The optimal annealing temperature may also be increased because of the increasing strain-induced band offsets. Therefore, the modified RITDs of Structure B can be annealed at a higher temperature, which is more effective in reducing point defects such as vacancies, without a concurrent reduction in quantum confinement compared to the control sample, which shifts device operation to be more Esaki-like, leading to a loss in resonant interband tunneling. Fig. 4 shows the current–voltage (I - V) characteristics of the two structures annealed at their optimal temperatures. The comparison shows a higher peak current density and a lower valley current density in Structure B, hence a higher PVCR with the higher anneal temperature.

IV. CONCLUSION

In conclusion, Si-based RITDs grown on commercially available $\text{Si}_{0.8}\text{Ge}_{0.2}$ virtual substrates were studied. There are two advantages of using $\text{Si}_{0.8}\text{Ge}_{0.2}$ substrates: 1) the Ge content in the spacer can be increased without exceeding the critical thickness; and 2) a tensilely strained Si layer can be added, which provides flexibility in engineering the band structure of the RITD. By growing tensilely strained Si cladding the P δ -plane, the QW formed by the P δ -doping plane is deepened, and P outdiffusion possibly is suppressed, which leads to an increase in the optimal annealing temperature and greatly improved PVCRRs.

ACKNOWLEDGMENT

The authors would like to thank R. Lake for modeling of the control device in the early stages of this modified device design.

REFERENCES

- [1] S. L. Rommel, T. E. Dillon, M. W. Dashiell, H. Feng, J. Kolodzey, P. R. Berger, P. E. Thompson, K. D. Hobart, R. Lake, A. C. Seabaugh, G. Klimeck, and D. K. Blanks, "Room temperature operation of epitaxially grown $\text{Si}/\text{Si}_{0.5}\text{Ge}_{0.5}/\text{Si}$ resonant interband tunneling diodes," *Appl. Phys. Lett.*, vol. 73, no. 15, pp. 2191–2193, Oct. 1998.
- [2] P. E. Thompson, K. D. Hobart, M. Twigg, G. Jernigan, T. E. Dillon, S. L. Rommel, P. R. Berger, D. S. Simons, R. Lake, and A. C. Seabaugh, "Si resonant interband tunnel diodes grown by low-temperature molecular-beam epitaxy," *Appl. Phys. Lett.*, vol. 75, no. 9, pp. 1308–1310, Aug. 1999.
- [3] K. Eberl, R. Duschl, O. G. Schmidt, U. Denker, and R. Haug, "Si-based resonant inter- and intraband tunneling diodes," *J. Cryst. Growth*, vol. 227/228, pp. 770–776, 2001.
- [4] N. Jin, S.-Y. Chung, A. T. Rice, P. R. Berger, P. E. Thompson, C. Rivas, R. Lake, S. Sudirgo, J. J. Kempisty, B. Curanovic, S. L. Rommel, K. D. Hirschman, S. K. Kurinec, P. H. Chi, and D. S. Simons, "Diffusion barrier cladding in Si/SiGe resonant interband tunneling diodes and their patterned growth on PMOS source/drain regions," *IEEE Trans. Electron Devices—Special Issue on Nanoelectronics*, vol. 50, no. 9, pp. 1876–1884, Sep. 2003.
- [5] N. Jin, S.-Y. Chung, A. T. Rice, P. R. Berger, R. Yu, P. E. Thompson, and R. Lake, "151 kA/cm^2 peak current densities in Si/SiGe resonant interband tunneling diodes for high-power mixed-signal applications," *Appl. Phys. Lett.*, vol. 83, no. 16, pp. 3308–3310, Oct. 2003.
- [6] N. Jin, S.-Y. Chung, R. Yu, S. J. Di Giacomo, P. R. Berger, and P. E. Thompson, "RF performance and modeling of Si/SiGe resonant interband tunneling diodes," *IEEE Trans. Electron Devices*, vol. 52, no. 10, pp. 2129–2135, Oct. 2005.
- [7] S.-Y. Chung, R. Yu, N. Jin, S.-Y. Park, P. R. Berger, and P. E. Thompson, "Si/SiGe resonant interband tunnel diode with f_{r0} 20.2 GHz and peak current density 218 kA/cm^2 for K-band mixed-signal applications," *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 364–367, May 2006.
- [8] S. Y. Chung, N. Jin, P. R. Berger, R. Yu, P. E. Thompson, R. Lake, S. L. Rommel, and S. K. Kurinec, "3-Terminal Si-based negative differential resistance circuit element with adjustable peak-to-valley current ratios using a monolithic vertical integration," *Appl. Phys. Lett.*, vol. 84, no. 14, pp. 2688–2690, Apr. 2004.
- [9] S. Sudirgo, R. P. Nandgaonkar, B. Curanovic, J. L. Hedding, R. L. Saxer, S. S. Islam, K. D. Hirschman, S. L. Rommel, S. K. Kurinec, P. E. Thompson, N. Jin, and P. R. Berger, "Monolithically integrated Si/SiGe resonant interband tunnel diode/CMOS demonstrating low voltage MOBILE operation," *Solid State Electron.*, vol. 48, no. 10/11, pp. 1907–1910, Oct./Nov. 2004.
- [10] S.-Y. Chung, N. Jin, A. T. Rice, P. R. Berger, R. Yu, Z.-Q. Fang, and P. E. Thompson, "Growth temperature and dopant species effects on deep levels in Si grown by low temperature molecular beam epitaxy," *J. Appl. Phys.*, vol. 93, no. 11, pp. 9104–9110, Jun. 2003.
- [11] S.-Y. Chung, N. Jin, R. E. Pavlovicz, P. R. Berger, R. Yu, Z. Fang, and P. E. Thompson, "Annealing effect on defects in Si grown by low temperature molecular beam epitaxy and its attribution to the excess currents in Si-based tunnel diodes," *J. Appl. Phys.*, vol. 96, pp. 747–753, Jul. 2004.
- [12] M. Stöffel, J. Zhang, and O. G. Schmidt, "Epitaxial growth of SiGe interband tunneling diodes on Si(001) and on $\text{Si}_{0.7}\text{Ge}_{0.3}$ virtual substrates," *IEICE Trans. Electron.*, vol. E89-C, no. 7, pp. 921–925, Jul. 2006.
- [13] R. People and J. C. Bean, "Band alignments of coherently strained $\text{Ge}_x\text{Si}_{1-x}/\text{Si}$ heterostructures on (001) $\text{Ge}_y\text{Si}_{1-y}$ substrates," *Appl. Phys. Lett.*, vol. 48, no. 8, pp. 538–540, Feb. 1986.
- [14] F. Schaffler, *Properties of Advanced Semiconductor Materials GaN, AlN, InN, BN, SiC, SiGe*, M. E. Levinstein, S. L. Rumyantsev, and M. S. Shur, Eds. New York: Wiley, 2001, pp. 149–188.
- [15] H. Daembkes, H. J. Herzog, H. Jorke, H. Kibbel, and E. Kasper, "The n-channel SiGe/Si modulation-doped field-effect transistor," *IEEE Trans. Electron Devices*, vol. ED-33, no. 5, pp. 633–638, May 1986.
- [16] T. P. Pearsall and J. C. Bean, "Enhancement- and depletion-mode p-channel $\text{Ge}_x\text{Si}_{1-x}$ modulation-doped FET's," *IEEE Electron Device Lett.*, vol. EDL-7, no. 5, pp. 308–310, May 1986.
- [17] P. See and D. J. Paul, "The scaled performance of Si/Si $_{1-x}$ Ge $_x$ resonant tunneling diodes," *IEEE Electron Device Lett.*, vol. 22, no. 12, pp. 582–584, Dec. 2001.
- [18] G. L. Snider, I.-H. Tan, and E. L. Hu, "Electron states in mesa-etched one-dimensional quantum well wires," *J. Appl. Phys.*, vol. 68, no. 6, pp. 2849–2853, Sep. 1990.
- [19] I.-H. Tan, G. L. Snider, L. D. Chang, and E. L. Hu, "A self-consistent solution of Schrödinger–Poisson equations using a nonuniform mesh," *J. Appl. Phys.*, vol. 68, no. 8, pp. 4071–4076, Oct. 1990. [Online]. Available: <http://www.nd.edu/~gnsnider/>
- [20] J. S. Christensen, H. H. Radamson, A. Y. Kuznetsov, and B. G. Svensson, "Diffusion of phosphorus in relaxed $\text{Si}_{1-x}\text{Ge}_x$ films and strained $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$ heterostructures," *J. Appl. Phys.*, vol. 94, no. 10, pp. 6533–6540, Nov. 2003.
- [21] J. S. Christensen, A. Y. Kuznetsov, H. H. Radamson, and B. G. Svensson, "Phosphorus diffusion in $\text{Si}_{1-x}\text{Ge}_x$," *Diffus. Defect Data Solid State Data, Pt. A Defect Diffus. Forum*, vol. 194–199, pp. 709–716, 2001.