

# Phosphorus diffusion in Si-based resonant interband tunneling diodes and tri-state logic using vertically stacked diodes

Niu Jin<sup>a</sup>, Sung-Yong Chung<sup>a</sup>, Roux M. Heyns<sup>a</sup>, Paul R. Berger<sup>a,b,\*</sup>,  
Ronghua Yu<sup>b</sup>, Phillip E. Thompson<sup>c</sup>, Sean L. Rommel<sup>d</sup>

<sup>a</sup>Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH 43210, USA

<sup>b</sup>Department of Physics, The Ohio State University, Columbus, OH 43210, USA

<sup>c</sup>Naval Research Laboratory, Code 6812, Washington, DC 20375-5347, USA

<sup>d</sup>Microelectronic Engineering, Rochester Institute of Technology, Rochester, NY 14623, USA

Available online 30 October 2004

## Abstract

Various structures of Si-based resonant interband tunneling diodes (RITD) grown by low temperature molecular beam epitaxy (MBE) were studied. The results show that the peak-to-valley current ratio (PVCR) is degraded when placing SiGe layers directly adjacent to the P  $\delta$ -plane. A very thin Si layer offsetting the P  $\delta$ -plane and any surrounding SiGe layers is necessary.

Vertically integrated npnp Si-based RITD pairs are realized by stacking two RITDs with a connecting backwards diode between them. The  $I$ - $V$  characteristics of the vertically integrated RITDs pairs demonstrate two sequential negative differential resistance (NDR) regions under forward biasing. Tri-state logic is demonstrated by using the vertically integrated RITDs as the drive and an off-chip resistor as the load.

© 2004 Elsevier Ltd. All rights reserved.

PACS: 66.30.Jt; 81.15.Hi; 85.30.Mn; 84.30.Sk

Keyword: Si; Resonant interband tunneling diodes; Negative differential resistance; Vertically integrated diodes; Tri-state logic

## 1. Introduction

As ULSI moves towards deep-submicron technology ( $\leq 90$  nm), the area, delay, and dynamic power dissipation are becoming dominated by interconnections rather than the intrinsic device speed [1]. Compared to conventional binary logic, multiple-valued logic (MVL) has a tremendous potential to overcome the limitations associated with interconnection complexity, because more information can be conveyed by multi-valued signals than binary logic, so that fewer interconnects will

be required to transmit information [2]. The success of the MVL approach is greatly dependent on the availability of devices which are suitable for MVL operations. Due to the bi-state nature of conventional transistors, the resulting MVL basic building blocks are relatively complex, which would unfavorably increase device count and offset the advantages of MVL. With the unique folded  $I$ - $V$  characteristics, multiple-peaked tunneling diodes are ideal for MVL implementation, because multi-level quantization and switching between several operational points can be very easily obtained.

Since MVL circuitry was demonstrated by using a multiple-peaked resonant tunneling diode (RTD) for the

\*Corresponding author.

E-mail address: [pberger@ieee.org](mailto:pberger@ieee.org) (P.R. Berger).




Fig. 1. A graph of PVCRR plotted against the PCD of a number of Si-based interband tunnel diodes. Data points by the authors are shown as solid circles. The first CMOS integration with a Si-based interband tunnel diode by the authors is shown as a diamond. Data points from other research groups are shown as open squares.

first time [3], many RTD-MVL circuits, such as multi-valued memory cell, analog-to-digital converters (ADC), counter, decoder, and programmable logic array (PLA) ([4,5] and references therein) with greatly reduced complexity and component count have been reported. Ultra-high circuit speed is also achievable due to the picosecond switching speed of multiple-peaked RTDs. However, all these above-mentioned multiple-peaked RTDs utilize III–V semiconductors, which are not compatible with mainstream Si technology. The recent development of Si-based resonant interband tunneling diodes (RITD) [6–8] and successes in monolithic integration of RITDs [8–11] show great potential for their integration with CMOS transistors [8,11] and Si/SiGe heterojunction bipolar transistor (HBT) technology [9] for highly functional tunnel diode-transistor circuits. Fig. 1 summarizes these results by plotting the PVCRR against its corresponding peak current density ( $J_p$ ) for a number of previously reported Si-based interband tunnel diodes [6–8,10–18]. In this paper, our present work aiming at higher PVCRRs and the first double peaked Si-based tunneling structure, in a vertical stack which is suitable for MVL operations. A tri-state logic circuit was then demonstrated using the RITD pair and an external resistor.

## 2. Experimental

The structure of a typical Si-based RITD is shown in Fig. 2(a) [8]. The spacer layer sandwiched between the two  $\delta$ -doping layers is comprised of two layers, an intrinsic Si layer of 2 nm thick which is below the P




Fig. 2. Structures of the Si-based RITDs used in this study. (a) structure A; (b) structure B; (c) structure C.

$\delta$ -doping layer and an intrinsic  $\text{Si}_{0.6}\text{Ge}_{0.4}$  layer of thickness 4 nm that is above the B  $\delta$ -doping layer. Note, there are thin  $\text{Si}_{0.6}\text{Ge}_{0.4}$  cladding layers surrounding the B  $\delta$ -doping layer in order to suppress the B outdiffusion, so that the sharp B peak can be maintained during the growth and short 1-min post-growth annealing. As a result, the Si/SiGe RITDs have an elevated thermal budget to more effectively remove point defects within the spacer [19], so that the valley current will be decreased, which leads to a higher PVCRR [8].

The entire vertically integrated RITD pair was grown by low-temperature molecular beam epitaxy (MBE) using elemental Si and Ge in electron-beam sources on 75 mm B-doped ( $\rho = 0.015\text{--}0.04 \Omega\text{cm}$ ) Si (100) wafers. The doping levels for both  $n^+$  and  $p^+$  layers are  $5 \times 10^{19} \text{cm}^{-3}$ , while both the B and P  $\delta$ -doping sheet concentrations were maintained at  $1 \times 10^{14} \text{cm}^{-2}$ . Prior to device fabrication, portions of the grown wafers were rapid thermal annealed (RTA) using a forming gas ambient ( $\text{N}_2/\text{H}_2$ ) in a Modular Process Technology corporation RTP-600S furnace at various temperatures for 1 min. Ti/Au dots with various diameters were patterned on the surface of the wafers via standard contact lithography and liftoff. A buffered oxide etch was used prior to metallization. Using the metal dots as a self-aligned mask, HF/ $\text{HNO}_3$  wet etching was performed to isolate the diodes into mesas. Finally, a Ti/Au backside contact was evaporated on all of the samples.

### 3. Results and discussions

#### 3.1. The effect of SiGe layers cladding P $\delta$ -doping layer

Given the fact that an improved PVCR can be obtained by cladding B  $\delta$ -doping layer with SiGe layers [8], it is then of interest to attempt cladding of the P  $\delta$ -doping layer to suppress P out-diffusion. Three structures were designed to study the effect of Si and SiGe cladding layers around the P  $\delta$ -doping layer. All structures maintained the intrinsic layer thickness of 6 nm, which to first order determines the tunneling distance. Fig. 2(a) shows Structure A, the control sample with Si only cladding, which has active layers of 1 nm Si<sub>0.6</sub>Ge<sub>0.4</sub>/B  $\delta$ -plane/4 nm Si<sub>0.6</sub>Ge<sub>0.4</sub>/2 nm Si/P  $\delta$ -plane. Fig. 2(b) shows Structure B with Si and SiGe cladding, which has active layers of 1 nm Si<sub>0.6</sub>Ge<sub>0.4</sub>/B  $\delta$ -plane/2 nm Si<sub>0.6</sub>Ge<sub>0.4</sub>/2 nm Si/2 nm Si<sub>0.6</sub>Ge<sub>0.4</sub>/P  $\delta$ -plane. Compared to Structure A, the 4 nm Si<sub>0.6</sub>Ge<sub>0.4</sub> layer was split into two 2 nm Si<sub>0.6</sub>Ge<sub>0.4</sub> layers, and the P  $\delta$ -plane is directly grown atop of the Si<sub>0.6</sub>Ge<sub>0.4</sub> layers without the thin Si offset layer. Fig. 2(c) shows Structure C with SiGe only cladding, which has active layers of 1 nm Si<sub>0.6</sub>Ge<sub>0.4</sub>/B  $\delta$ -plane/2 nm Si<sub>0.6</sub>Ge<sub>0.4</sub>/2 nm Si/2 nm Si<sub>0.6</sub>Ge<sub>0.4</sub>/P  $\delta$ -plane/1 nm Si<sub>0.6</sub>Ge<sub>0.4</sub>. Compared to Structure B, there is an additional 1 nm Si<sub>0.6</sub>Ge<sub>0.4</sub> grown atop of the P  $\delta$ -plane, so that the P  $\delta$ -plane is effectively clad entirely by Si<sub>0.6</sub>Ge<sub>0.4</sub> layers.

Fig. 3 shows the PVCR vs annealing temperature for each structure. Structure A exhibited the highest PVCR of 3.05 using 1-min annealing at 800 °C, which is




Fig. 3. PVCR as a function of annealing temperature for each structure.

substantially higher than the performance of Structure B (PVCR of 2.02 by 800 °C annealing), which has a Si<sub>0.6</sub>Ge<sub>0.4</sub> layer directly adjacent to one side of P  $\delta$ -plane. Structure C, in which both sides of P  $\delta$ -plane are clad by Si<sub>0.6</sub>Ge<sub>0.4</sub> layers, shows a PVCR of only 1.90 using 750 °C annealing, which is more degraded than Structure B. The data clearly shows that PVCR is substantially degraded when placing SiGe layers directly adjacent to the P  $\delta$ -plane.

The degradation caused by the proximity of SiGe layers can be explained as follows: First, P diffusion is slightly enhanced by SiGe layers cladding the P  $\delta$ -doping layer, which is confirmed by a recent study of P diffusion in compressively strained SiGe layers [20]. The increased P diffusivity in compressively strained SiGe layers results from both chemical effect and strain effect. As a result, the  $\delta$ -doped quantum well formed by the P  $\delta$ -plane will lose its confinement faster in Structure B and C than Structure A. Furthermore, the faster diffusion of the P atoms will lead to more P–B dopant pairs formed within the nominally intrinsic tunneling barrier, which provides energy levels within the forbidden energy bandgap for electrons to tunnel through as part of the excess current component [21]. Consequently, as the undesired excess current component rises, the PVCR is reduced. Secondly, the compressive strain in the SiGe layers which clads the P  $\delta$ -plane will result in a band offset [22] that unfavorably reduces, rather than increases, the quantum well height formed by P  $\delta$ -plane. In conclusion, a thin Si layer offsetting the P  $\delta$ -plane and SiGe layer is necessary to obtain high PVCR.

#### 3.2. Vertically integrated RITD pairs and demonstration of tri-state logic

Fig. 4(a) shows the building block for the vertically integrated RITD pairs. Note, there is a 4 nm Si offsetting layer between the Si<sub>0.6</sub>Ge<sub>0.4</sub> layer and the P  $\delta$ -plane. Fig. 4(b) shows the structure of the vertically stacked RITDs with an npnp configuration. The top RITD and bottom RITD have the same spacer




Fig. 4. (a) Schematic of the Si-based RITD as a building block, and (b) schematic of the vertically stacked RITD pair using an npnp configuration of two generic Si-based RITDs connected serially by a backwards diode.

configuration in order to obtain similar PVCN and  $J_p$  values. Note, there is a backward diode between the top diode and bottom diode, which will be reverse biased and should effectively connect the top RITD and bottom RITD with a small series resistance under the forward biasing condition for the vertically stacked RITDs.

Fig. 5 shows the  $I$ - $V$  characteristics of the vertically integrated RITD pair after a 825°C, 1 min anneal. Double NDR regions in the forward biasing condition were observed, with one diode showing a PVCN of 3.25 and  $J_p$  of 0.37 kA/cm<sup>2</sup>, and another diode showing a PVCN of 3.21 with  $J_p$  of 0.39 kA/cm<sup>2</sup>. Note, the peak voltage of the first NDR region occurs around 1.2 V, which is much higher than the 0.1–0.2 V observed for discrete RITDs, shown in Fig. 2(a) [6–8]. A large series resistance is causing the shift which the authors attribute to the reverse biased backwards diode. This resistance leads to a hysteresis when sweeping the voltage in forwards and backwards directions, which was also observed in previous RTD reports [23]. Improvements to the design of the backwards diode leading to a reduction of this series resistance should be possible with further optimization.

To demonstrate tri-state logic, the vertically stacked RITD pair was combined with a resistor. The stacked RITD pair operated as the drive and a 1 k $\Omega$  off-chip resistor as the load, as shown schematically in Fig. 6(a). The load line analysis of the circuit with a representative stacked RITD pair and 1 k $\Omega$  resistor is shown in Fig. 6(b). The initial operating point of the tri-state latch is P1 by biasing  $V_{pulse}$  with a DC bias of 5.8 V, a positive




Fig. 5.  $I$ - $V$  characteristics of the vertically stacked RITD pair.




Fig. 6. (a) Circuit schematics; (b) load line analysis of the circuit with a representative vertically stacked RITD pair as the drive and 1 k $\Omega$  resistor as the load; (c) oscilloscope capture of the resulting waveform with  $V_{pulse}$  and  $V_{out}$  showing tri-state logic functionality.

triggering pulse is then fed to the resistor to momentarily lift the load line past the first peak and the operating point is moved to P2 at the trailing edge of the pulse. Note, that during this “write” operation,  $V_{out}$  deviates slightly from P2, until  $V_{pulse}$  is returned to its quiescent state of 5.8 V. An even higher triggering pulse then allows P3 to be accessed. Similarly, negative pulses based on the DC bias of 5.8 V can lower the load line past the valley region and shift the operating point backwards, stepping down from P3 to P2 or P1. Fig. 6(c) shows the resulting waveform of the state transitions from “0” to “1”, “1” to “2”, “2” to “1” and “1” to “0”, effectively demonstrating the tri-state latching operation. The “0”, “1” and “2” latched states correspond to 1.05, 1.55 and 2.04 V, respectively. Note, the intermediary point P2 can be bypassed when moving between

states P1 and P3, although this operation is not shown here. Intrinsic switching speeds were not evaluated at this time as the circuit should be limited by the parasitics associated with the external resistor. A monolithic transistor would be the preferred load and provide for faster switching operation. With the recent development of Si-based RITD exhibiting peak current density as high as  $151 \text{ kA/cm}^2$  [12], over 10 GHz switching speed for a 3 V voltage swing is possible.

#### 4. Conclusion

PVCR is degraded by growing SiGe layers directly adjacent to the P  $\delta$ -plane, and a thin Si layer offsetting the P  $\delta$ -plane from the surrounding SiGe layers is necessary. A vertically integrated Si-based resonant interband tunneling diode (RITD) pair was successfully built with PVCRs above 3.2. Double NDR regions in the forward biasing condition were observed. Tri-state logic was demonstrated by a breadboarded circuit using the vertically integrated RITD pair as the drive and an off-chip resistor as the load.

#### Acknowledgements

The Ohio State University was supported by the National Science Foundation (ECS-0196054, and ECS-0323657), The Center for Materials Research and the NSF contributed towards the participation of undergraduate researchers (RMH). The work at NRL was supported by the Office of Naval Research.

#### References

- [1] Sai-Halasz GA. Performance trends in high-end processors. *Proc IEEE* 1995;83:20–36.
- [2] Smith KC. The prospects for multivalued logic: a technology and application view. *IEEE Trans Comput* 1981;C-30:619–34.
- [3] Potter RC, Lakhani AA, Hier H. Three and six logic states by the vertical integration of InAlAs/InGaAs resonant tunneling structures. *J Appl Phys* 1988;64:3735–6.
- [4] Lin HC. Resonant tunneling diodes for multi-valued digital applications. In: *Proceedings of the 24th international symposium on multiple-valued logic*; 1994. p. 188–95.
- [5] Mazumder P, Kulkarni S, Bhattacharya M, Jian Ping Sun, Haddad GI. Digital circuit applications of resonant tunneling devices. *Proc IEEE* 1998;86:664–86.
- [6] Rommel SL, Dillon TE, Dashiell MW, Feng H, Kolodzey J, Berger PR, Thompson PE, Hobart KD, Lake R, Seabaugh AC, Klimeck G, Blanks DK. Room temperature operation of epitaxially grown Si/Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si resonant interband tunneling diodes. *Appl Phys Lett* 1998;73:2191–3.
- [7] Duschl R, Eberl K. Physics and applications of Si/SiGe/Si resonant interband tunneling diodes. *Thin Solid Films* 2000;380:151–3.
- [8] Jin N, Chung SY, Rice AT, Berger PR, Thompson PE, Rivas C, Lake R, Sudirgo S, Kempisty JJ, Curanovic B, Rommel SL, Hirschman KD, Kurinec SK, Chi PH, Simons DS. Diffusion barrier cladding in Si/SiGe resonant interband tunneling diodes and their patterned growth on PMOS source/drain regions (special issue on “Nanoelectronics”). *IEEE Trans Electron Dev* 2003;50:1876–84.
- [9] Chung SY, Jin N, Yu R, Berger PR, Thompson PE, Lake R, Rommel SL, Kurinec SK. 3-Terminal Si-based negative differential resistance circuit element with adjustable peak-to-valley current ratios using a monolithic vertical integration. *Appl Phys Lett* 2004;84:2688–90.
- [10] Jin N, Berger PR, Rommel SL, Thompson PE, Hobart KD. A PNP Si resonant interband tunnel diode with symmetrical NDR. *Electron Lett* 2001;37:1412–4.
- [11] Sudirgo S, Nandgaonkar RP, Curanovic B, Hebding J, Hirschman KD, Islam SS, Rommel SL, Kurinec SK, Thompson PE, Jin N, Berger PR. Monolithically integrated Si/SiGe resonant interband tunneling diodes/CMOS MOBILE latch with high voltage swing. *Solid State Electron* 2004;48:1907–10.
- [12] Jin N, Chung SY, Rice AT, Berger PR, Yu R, Thompson PE, Lake R.  $151 \text{ kA/cm}^2$  peak current densities in Si/SiGe resonant interband tunneling diodes for high-power mixed-signal applications. *Appl Phys Lett* 2003;83:3308–10.
- [13] Rommel SL, Dillon TE, Berger PR, Lake R, Thompson PE, Hobart KD, Seabaugh AC, Simons DS. Si-based interband tunneling devices for high-speed logic and low power memory applications. *Late news at the international electron devices in San Francisco, CA, December 6–9, 1998.*
- [14] Rommel SL, Dillon TE, Berger PR, Thompson PE, Hobart KD, Lake R, Seabaugh AC. Epitaxially grown Si resonant interband tunnel diodes exhibiting high current densities. *IEEE Electron Dev Lett* 1999;20:329–31.
- [15] Jorke H, Kibbel H, Strohm K, Kasper E. Forward-bias characteristics of Si bipolar junctions grown by MBE at low temperatures. *Appl Phys Lett* 1993;63:2408–10.
- [16] Eberl K, Duschl R, Schmidt OG, Denker U, Haug R. Si-based resonant inter and intraband tunneling diodes. *J Crystal Growth* 2001;227–228:770–6.
- [17] Dashiell MW, Troeger RT, Rommel SL, Adam TN, Berger PR, Kolodzey J, Seabaugh AC, Lake R. Current voltage characteristics of high current density silicon esaki diodes grown by molecular beam epitaxy and the influence of thermal annealing. *IEEE Trans Electron Dev* 2000;47:1707–14.
- [18] Wang J, Wheeler D, Yan Y, Zhao J, Howard S, Seabaugh A. Silicon tunnel diodes formed by proximity rapid thermal diffusion. *IEEE Electron Device Lett* 2003;24:93–5.
- [19] Chung SY, Jin N, Pavlovicz RE, Berger PR, Yu R, Fang Z, Thompson PE. Annealing effects on defect density and excess currents in Si-based tunnel diodes grown by low-temperature molecular beam epitaxy. *J Appl Phys* 2004;96:747–53.

- [20] Christensen JS, Radamson HH, Kuznetsov AY, Svensson BG. Diffusion of phosphorus in relaxed  $\text{Si}_{1-x}\text{Ge}_x$  films and strained  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  heterostructures. *J Appl Phys* 2003; 94:6533–40.
- [21] Chynoweth AG, Feldmann WL, Logan RA. Excess tunnel current in silicon esaki junctions. *Phys Rev* 1961;121: 684–94.
- [22] Rieger MM, Vogl P. Electronic-band parameters in strained  $\text{Si}_{1-x}\text{Ge}_x$  alloys on  $\text{Si}_{1-y}\text{Ge}_y$  substrates. *Phys Rev B* 1993;48:14276–87.
- [23] Kuo TH, Lin HC, Potter RC, Shupe D. Analysis of the hysteresis in the  $I$ - $V$  characteristics of vertically integrated, multi-peaked resonant-tunneling diodes. *J Appl Phys* 1990; 68:2496–8.