

High Sensitivity Si-Based Backward Diodes for Zero-Biased Square-Law Detection and the Effect of Post-Growth Annealing on Performance

Niu Jin, *Member*, Ronghua Yu, Sung-Yong Chung, *Student Member, IEEE*, Paul R. Berger, *Senior Member, IEEE*, Phillip E. Thompson, *Senior Member, IEEE*, and Patrick Fay, *Senior Member, IEEE*

Abstract—High-sensitivity Si-based backward diodes were realized that are monolithically integratable with transistor circuitry. Potential applications include large area focal plane arrays. The Si-based backward diodes exhibit a high zero-biased curvature coefficient, γ , of 31 V^{-1} and a low zero biased junction capacitance, C_j , of $9 \text{ fF}/\mu\text{m}^2$, all at room temperature. The predicted low frequency voltage sensitivity, β_V , for a $50 \text{ } \Omega$ source is 3100 V/W . The high sensitivity, low junction capacitance, and Si/SiGe heterojunction bipolar transistor compatibility of the Si-based backward diodes make them very attractive for zero-bias square-law detector applications.

Index Terms—Backward diodes, millimeter-wave detectors, Si/SiGe heterojunction.

I. INTRODUCTION

PASSIVE imaging systems and radiometers require highly sensitive detectors that can operate at millimeter-wave frequencies. Biased Schottky diodes are commonly used for these applications, however, the biasing circuit greatly increases the system and pixel complexity and also leads to extra noise and drift [1]. Zero-bias diode detectors are advantageous because no biasing circuit is required, but they require a large zero bias nonlinearity or curvature. Discrete Ge backward diodes [2] and planar-doped barrier GaAs diodes [3] have previously been used for zero bias detection with high nonlinearity. However, because of the chosen substrates, these devices are not readily suitable for direct-detection imaging applications, where a mass-producible technology is required to fabricate a large number of

identical devices into compact pixelated imaging arrays. Recently, III-V material -based heterojunction backward diodes [4], [5] were realized that are excellent candidates for zero-bias detector applications due to their high sensitivity, high bandwidth, modest temperature dependence and mass production capability [6], [7]. However, the high cost of Sb-based backward diodes and their incompatibility with main-stream silicon read-out circuitry, may limit their use for cost-sensitive applications.

Epitaxially grown Si based backward diodes was previously used in a multiemitter Si/SiGe HBT to eliminate the need for a base contact [8]. In this letter, we report on the first epitaxially grown high sensitivity Si-based backward diodes for zero-bias diode detector applications. The fabricated diodes exhibit a curvature coefficient of 31 V^{-1} and associated junction capacitance of $9 \text{ fF}/\mu\text{m}^2$ at room temperature. This curvature corresponds to a low frequency voltage sensitivity, β_V , of 3100 V/W when driven from a $50 \text{ } \Omega$ source. Modeling indicates that an intrinsic cutoff frequency over 100 GHz can be achieved with Ni silicide technology which yields low contact resistance in the range of $10^{-7} \text{ } \Omega\cdot\text{cm}^2$ [9], [10], which makes this device promising for millimeter-wave operation. These Si-based backward diodes are processed similar to earlier reports of Si-based resonant interband tunnel diodes [11], [12] that have already been integrated with CMOS [13] and SiGe HBTs [14].

II. DEVICE DESIGN AND FABRICATION

The key to obtain highly nonlinear current-voltage characteristics with a high curvature coefficient at zero bias is to minimize any forward tunneling current, so that it can be substantially smaller than the backward tunneling current at comparable voltage levels. Since the amount of forward tunneling current depends on the available empty states on the p-side and available electrons on the n-side, one straightforward approach is to reduce the average majority carrier concentration at an Esaki tunnel junction [15], so that the Fermi level is just below the valence band on the p-side and just above the conduction band on the n-side, respectively. In this study, the Fermi level is adjusted by controlled dopant diffusion during post-growth rapid thermal annealing.

Fig. 1(a) shows the Si-based backward diode structure studied here, which is a step p-i-n structure comprised of an 80 nm B-doped p^+ Si layer, 1 nm undoped $\text{Si}_{0.6}\text{Ge}_{0.4}$ layer, 1 nm undoped Si layer, and a 100 nm P-doped n^+ Si cap layer. The SiGe layer is used to reduce the tunnel barrier height, to enhance

Manuscript received February 11, 2005; revised May 25, 2005. This work was supported by the National Science Foundation under Grants DMR-0103248, DMR-0216892, and ECS-0323657. The work at the National Research Laboratory (NRL) was supported by the Office of Naval Research. The review of this letter was arranged by Editor E. Sangiorgi.

N. Jin was with the Department of Electrical and Computer Engineering, Ohio State University, Columbus, OH 43210 USA. He is now with the Micro and Nanotechnology Laboratory, University of Illinois, Urbana, IL 61801 USA.

R. Yu is with the Department of Physics, Ohio State University, Columbus, OH 43210 USA.

S.-Y. Chung is with the Department of Electrical and Computer Engineering, Ohio State University, Columbus, OH 43210 USA.

P. R. Berger is with the Department of Electrical and Computer Engineering and the Department of Physics, Ohio State University, Columbus, OH 43210 USA (e-mail: pberger@ieee.org).

P. E. Thompson is with the Naval Research Laboratory, Code 6812, Washington, DC 20375 USA.

P. Fay is with the University of Notre Dame, Department of Electrical Engineering, Notre Dame, IN 46556 USA.

Digital Object Identifier 10.1109/LED.2005.852738




Fig. 1. (a) Schematic of the layered device structure of the Si/SiGe backward diodes used in this study. (b) The zero-bias curvature coefficient and junction resistance of Si/SiGe backward diodes (18 μm diameter mesas) are plotted as a function of the temperature of the 1-min post-growth rapid thermal annealing heat treatment. The lines are joins of the data. The epitaxial growth was done at a substrate temperature of 320 $^{\circ}\text{C}$ or 400 $^{\circ}\text{C}$.

the momentum mixing, and hence to reduce the junction resistance. This entire structure was grown by molecular beam epitaxy (MBE) using elemental Si and Ge in electron-beam sources on 75 mm B-doped ($\rho = 0.015 - 0.04 \Omega \cdot \text{cm}$) Si (100) wafers. The nominal doping levels for both the p-side and n-side are $5 \times 10^{19} \text{ cm}^{-3}$. Two structures were grown with different substrate temperatures (320 $^{\circ}\text{C}$ and 400 $^{\circ}\text{C}$) during growth of the active region. The low growth temperatures are employed to minimize Ge and dopant segregation.

Prior to device fabrication, portions of the grown wafers were rapid thermal annealed (RTA) using a forming gas ambient (N_2/H_2) in a Modular Process Technology Corporation RTP-600S furnace at temperatures between 600 $^{\circ}\text{C}$ and 900 $^{\circ}\text{C}$ for 1 min. There are two functions of the anneal. The main purpose is to controllably interdiffuse the dopant atoms so that various effective doping levels at the metallurgical junction can be readily obtained by simply varying the annealing temperatures rather than growing multiple MBE wafers. This enables rapid prototyping. The second purpose is to remove any point defects created during the low temperature MBE growth, in order to suppress the excess current component attributed to defect-related tunneling [16], [17]. Excess current has a concave-up characteristic, which will unfavorably compete with the concave-down characteristic of the desired forward tunneling current, and effectively reduce the curvature coefficient at zero bias. Details of the device fabrication process, which is identical to the process used to fabricate SiGe resonant interband tunneling diodes, can be found in [12].

III. RESULTS AND DISCUSSIONS

The curvature coefficient, γ , which is defined as the quotient of the second derivative by the first derivative, $(d^2I/dV^2)/(dI/dV)$, is the most commonly used figure-of-merit to quantify backward diode nonlinearity at zero bias. The voltage sensitivity, β_V , can subsequently be calculated to the first order by $\beta_V = 2 Z_s \gamma$, where Z_s is the source impedance. Another important figure-of-merit is the junction resistance, R_j , determined by $R_j = dV/dI$ at zero bias.

Fig. 1(b) shows the measured curvature coefficient and junction resistance for the 18 μm diameter Si/SiGe backward diodes




Fig. 2. (a) Normalized I - V characteristics of several backward diodes grown at 320 $^{\circ}\text{C}$ and annealed at various temperatures for 1 min by normalizing with respect to the zero biased junction conductance. (b) I - V characteristics and γ as a function of biasing voltage of a Si/SiGe backward diode grown at 400 $^{\circ}\text{C}$ and annealed at 850 $^{\circ}\text{C}$ for 1 min.

grown at 320 $^{\circ}\text{C}$ and 400 $^{\circ}\text{C}$, and annealed at various temperatures. For the diodes grown at 320 $^{\circ}\text{C}$, 600 $^{\circ}\text{C}$ annealing leads to a zero biased γ of 16 V^{-1} with a R_j of 13.5 $\text{k}\Omega \mu\text{m}^2$, which is very close to the performance of a commercial discrete Ge backward diode for detector application (γ of 15.9 with a R_j of 18.2 $\text{k}\Omega \mu\text{m}^2$) [4]. The junction resistance increases slowly as the annealing temperature increases for annealing temperatures below 800 $^{\circ}\text{C}$. However, when the annealing temperature exceeds 800 $^{\circ}\text{C}$, R_j rises sharply, which can be attributed to a significantly increasing tunneling barrier width due to the P and B dopant interdiffusion and subsequent compensation of the central tunneling spacer region. The curvature coefficient, γ , exhibits a very good correlation with R_j when annealing temperatures are below 875 $^{\circ}\text{C}$. At 875 $^{\circ}\text{C}$, the maximum γ value of 29 V^{-1} is obtained, which is almost double that of a commercial discrete Ge backward diode detector [4]. When the annealing temperature is further increased to 900 $^{\circ}\text{C}$, γ drops to 23 V^{-1} .

In order to understand the relationship between γ and the annealing temperatures, the I - V characteristics of diodes grown at 320 $^{\circ}\text{C}$ and annealed at 600 $^{\circ}\text{C}$, 875 $^{\circ}\text{C}$, and 900 $^{\circ}\text{C}$ were normalized using a multiplicative scaling factor to have identical zero biased junction conductance (dI/dV) and these are plotted in Fig. 2(a). Since the zero biased junction conductance is exponentially dependent on the tunneling barrier width to the first order, the normalization process essentially excludes the effect of tunneling barrier width on the magnitude of the backward tunneling current, as well as the forward biased current, which consists of the desired forward tunneling current and any excess current present when the bias voltage is small. Note that γ is not altered by this normalization process. Fig. 2(a) clearly shows that after this scaling process, the normalized backward tunneling currents are almost identical, while the normalized forward bias currents are significantly different. Since the γ is determined by the ratio between the backward tunneling current and the forward biased current at the same small voltage level, the comparison between the γ of different diodes can be directly and readily made by comparing the normalized forward bias currents. A diode with a smaller normalized forward current under the same small bias condition will exhibit a larger γ .

It is clearly shown in Fig. 2(a) that when the annealing temperature increases from 600 °C to 875 °C, the normalized forward biased current decreases significantly. This is because dopant atoms diffuse faster at higher annealing temperature and reduce the effective doping densities on either side of the junction, so that the Fermi levels are much closer to the valence band on the p-side and the conduction band on the n-side respectively. This greatly limits the forward tunneling current. Also, the normalized excess current component, which is not explicitly shown here, is reduced with higher annealing temperatures. This occurs because point defects (e.g., vacancies created during LT-MBE within the tunneling barrier) that can induce an excess current are more effectively removed by higher annealing temperatures [16], [17]. The reduced normalized forward biased current leads to a sharp increase in the curvature coefficient in the range from 600 °C to 875 °C. However, when the annealing temperature is further increased to 900 °C, a strong concave up current component appears that reduces the curvature coefficient. With 900 °C annealing, dopant interdiffusion at the junction is significant so that a high concentration of both dopant atoms diffuse into the active region (tunneling barrier). As a consequence, defects may be formed that introduce extra energy states within the energy bandgap [18], which then leads to an increased normalized excess current. Furthermore, the energy states within the energy bandgap introduced by the P-B pairs may also act as recombination-generation centers. With the widened depletion region for 900 °C annealing from dopant compensation and neutralization, the recombination-generation current, which is a concave up current component, may become a more significant current component under small bias levels surpassing the tunneling component. Therefore, the concave up current which reduces the curvature coefficient at zero bias is identified as the excess current and/or recombination-generation current.

As shown in Fig. 1(b), the diodes grown at 400 °C exhibit similar trends of γ and R_j versus annealing temperature, except a shift of optimal annealing temperatures to lower values was observed, which can be attributed to more dopant diffusion during the MBE growth using a higher substrate temperature. Fig. 2(b) shows the I - V characteristic and γ as a function of bias voltage of the backward diode grown at 400 °C and annealed at 850 °C. The zero biased γ is as high as $31 V^{-1}$, and the predicted low frequency voltage sensitivity β_V of this backward diode with a 50 Ω source is 3100 V/W. The zero biased junction capacitance, C_j , of this diode was measured as 9 fF/ μm^2 using a HP 4284 LCR meter. With recent demonstrations of Ni silicide technology which yields low contact resistance in the range of $10^{-7} \Omega\cdot\text{cm}^2$ [13], [14], the intrinsic cutoff frequency, $f_C = 1/(2\pi R_s C_j)$, was estimated to be well over 100 GHz. Although the zero biased R_j in the first-generation devices is measured as 140 M $\Omega \cdot \mu\text{m}^2$, the diodes still exhibit a usable unmatched sensitivity of 3100 V/W for a 50 Ω source. Further optimization of the heterostructure is expected to improve the junction resistance to both solve the mismatch problem and reduce the thermal noise. The high sensitivity, low junction capacitance, and SiGe HBT compatibility of the Si-based back-

ward diodes grown by LT-MBE makes them very attractive for zero-bias square-law detector applications, potentially into the millimeter-wave regime.

IV. CONCLUSION

High sensitivity Si-based backward diodes which are suitable for zero-bias square-law detector applications have been demonstrated. Post-growth annealing effectively reduces the point defects. But, more importantly, various effective doping levels can be explored at the junction, hence a large variety of device configurations can be obtained simply by controlling the annealing temperatures. Diodes grown at 320 °C and annealed at 600 °C showed a zero biased γ of $16 V^{-1}$ with a R_j of 13.5 k $\Omega\mu\text{m}^2$, which is very close to the reported performance of discrete commercial Ge backward diodes. While a 400 °C growth temperature and 850 °C annealing temperature lead to the highest zero biased γ of $31 V^{-1}$ with a zero bias C_j of 9 fF/ μm^2 , which projects to a low frequency voltage sensitivity β_V for a 50 Ω source of 3100 V/W, and an intrinsic cutoff frequency of over 100 GHz using state-of-the-art Ni silicide technology.

ACKNOWLEDGMENT

The authors would thank Y. Xu for her assistance with C - V measurements.

REFERENCES

- [1] R. T. Syme, "Microwave detection using GaAs/AlAs tunnel structures," *GEC J. Res.*, vol. 11, pp. 12–23, 1993.
- [2] C. A. Burrus, "Backward diodes for low-level millimeter-wave detection," *IEEE Trans. Microw. Theory Tech.*, vol. 11, pp. 357–362, 1963.
- [3] M. J. Kearney, A. Condie, and I. Dale, "GaAs planar doped barrier diodes for millimeter-wave detector applications," *Electron. Lett.*, vol. 27, pp. 721–722, 1991.
- [4] J. N. Schulman and D. H. Chow, "Sb-heterostructure interband backward diodes," *IEEE Electron Device Lett.*, vol. 21, no. 5, pp. 353–355, May 2000.
- [5] J. N. Schulman, D. H. Chow, and D. M. Jang, "InGaAs zero bias backward diodes for millimeter wave direct detection," *IEEE Electron Device Lett.*, vol. 22, no. 3, pp. 200–202, Mar. 2001.
- [6] R. H. Meyers, P. Fay, J. N. Schulman, S. Thomas, D. H. Chow, J. Zinck, Y. K. Boegeman, and P. Deelman, "Bias and temperature dependence of Sb-based heterostructure millimeter-wave detectors with improved sensitivity," *IEEE Electron Device Lett.*, vol. 25, no. 1, pp. 4–6, Jan. 2004.
- [7] J. N. Schulman, V. Kolinko, M. Morgan, C. Martin, J. Lovberg, S. Thomas III, J. Zinck, and Y. K. Boegeman, "W-Band direct detection circuit performance with Sb-heterostructure diodes," *IEEE Microw. Wireless Compon. Lett.*, vol. 14, no. 2, pp. 316–318, Mar. 2004.
- [8] A. Zaslavsky, M. Mastrapasqua, C. A. King, R. W. Johnson, R. Pillarisetty, J. Liu, and S. Luryi, "VLSI-compatible processing and low-voltage operation of multiemitter Si/SiGe heterojunction bipolar transistors," *Int. J. High Speed Electron. Syst.*, vol. 10, no. 1, pp. 75–81, 2000.
- [9] J. Eberhardt and E. Kasper, "Ni/Ag metallization for SiGe HBTs using a Ni silicide contact," *Semicond. Sci. Technol.*, vol. 16, pp. L47–L49, 2001.
- [10] M. C. Mehmet, C. Ozturk, J. Liu, H. Mo, and N. P. Nemanja, "Advanced SiGe source/drain and contact technologies for sub-70 nm CMOS," *IEDM Tech. Dig.*, pp. 375–378, 2002.
- [11] S. L. Rommel, T. E. Dillon, M. W. Dashiell, H. Feng, J. Kolodzey, P. R. Berger, P. E. Thompson, K. D. Hobart, R. Lake, A. C. Seabaugh, G. Klimeck, and D. K. Blanks, "Room temperature operation of epitaxially grown Si/Si_{0.5}Ge_{0.5}/Si resonant interband tunneling diodes," *Appl. Phys. Lett.*, vol. 73, pp. 2191–2193, 1998.

- [12] N. Jin, S.-Y. Chung, A. T. Rice, P. R. Berger, P. E. Thompson, C. Rivas, R. Lake, S. Sudirgo, J. J. Kempisty, B. Curanovic, S. L. Rommel, K. D. Hirschman, S. K. Kurinec, P. H. Chi, and D. S. Simons, "Diffusion barrier cladding in Si/SiGe resonant interband tunneling diodes and their patterned growth on pMOS source/drain regions," *IEEE Trans. Electron Devices*, vol. 50, no. 12, pp. 1876–1884, Nov. 2003.
- [13] S. Sudirgo, R. P. Nandgaonkar, B. Curanovic, J. L. Hebding, R. L. Saxer, S. S. Islam, K. D. Hirschman, S. L. Rommel, S. K. Kurinec, P. E. Thompson, N. Jin, and P. R. Berger, "Monolithically integrated Si/SiGe resonant interband tunnel diode/CMOS demonstrating low voltage MOBILE operation," *Solid State Electron.*, vol. 48, pp. 1907–1910, 2004.
- [14] S. Y. Chung, N. Jin, P. R. Berger, R. Yu, P. E. Thompson, R. Lake, S. L. Rommel, and S. K. Kurinec, "3-Terminal Si-based negative differential resistance circuit element with adjustable peak-to-valley current ratios using a monolithic vertical integration," *Appl. Phys. Lett.*, vol. 84, pp. 2688–2690, 2004.
- [15] J. Karlovsky, "The curvature coefficient of Ge tunnel and backward diodes," *Solid State Electron.*, vol. 10, pp. 1109–1111, 1967.
- [16] S.-Y. Chung, N. Jin, A. T. Rice, P. R. Berger, R. Yu, Z.-Q. Fang, and P. E. Thompson, "Growth temperature and dopant species effects on deep-levels in Si grown by low temperature molecular beam epitaxy," *J. Appl. Phys.*, vol. 93, pp. 9104–9110, 2003.
- [17] S.-Y. Chung, N. Jin, P. R. Berger, R. Yu, Z.-Q. Fang, and P. E. Thompson, "Annealing effects on defect density and excess currents in Si-based tunnel diodes grown by low-temperature molecular beam epitaxy," *J. Appl. Phys.*, vol. 96, pp. 747–753, 2004.
- [18] A. G. Chynoweth, W. L. Feldmann, and R. A. Logan, "Excess tunnel current in Silicon Esaki junctions," *Phys. Rev.*, vol. 121, pp. 684–694, 1961.